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ABSTRACT
A multilevel metal testchip which analyzes a
first level metal, interlevel dielectric, and
second level metal has been designed. The
test structures will be used to detect opens
or shorts in conducting lines, measure via
resistance, measure sheet resistance, and
determine linewidth or linespace.
INTRODUCTION
Metalization is most important in determining chip size,
speed performance, and yield of all VLSI circuits El]. The two
key factors which affect the overall performance of today’s VLSI
circuits are the length and resistivity of the interconnect
lineE2]. This is evident by examining the expression for the RC
time delay of an interconnect placed on a dielectric, shown in
Equation (1):
RC z (rho x L2 x k)/t (1)
where rho is sheet resistivity, L is interconnect length, t is
thickness of the interconnect, and k is dielectric constant of
the interconnect. The use of multilevel metalization can
drastically reduce the overall length of interconnect lines and
therefore reduce the RC time delay. A single level metal would
involve routing of metal traces through long stretches in order
to make all connections without crossing paths.
This project developed a 4000 um by 4000 urn multilevel
metalization testchip. Each structure was designed with a
specific purpose for analyzing a multilevel interconnect system.
The Interdigitated Meander shown in Figure 1 is merely a
combination of a serpentine and two combs. The structure
electrically detects opens or voids in conducting lines and
shorts or bridging between the conducting lines. Tpe leakage
current is measured between the two sets of interdigitated
fingers and the serpentine conductor to detect the existence of
bridging. Measurements of the resistance of the serpentine are
made to detect opens in the metal. To detect interlevel
dielectric shorts, the test structure is fabricated over a first
level metal and the voltage is applied between metal layers.
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Figure 1: Interdigitated Meander
The Via Chain with a cross section, shown in Figure 2, is
used to measure open contacts and via resistance. This is done
by applying a voltage between the probe pads and measuring the






Figure 2: Via Chain
The Greek Cross, shown in Figure 3 is used to measure sheet
resistance. ~ DC current is forced between two pads and the
voltage is measured between the other two pads. The sheet
resistance of the area where the two conducting lines intersect
to form a cross can then be measured.
The next structure, shown in Figure 4, is the Contact
Resistance Greek Cross. The Contact Resistance Greek Cross is
used to measure the specific contact resistance of a single
contact. This is done by the same procedure used to measure the
sheet resistance with the Greek Cross. ~ DC current -is forced
between the two pads and the voltage is measured between the
other two pads. The resistance is then calculated with this
information using Ohm’s law.
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Figure 3:Greek Cross Figure 4:Contact Resistance Greek Cross
The Cross Bridge Sheet Resistor, shown in Figure 5 is a
useful structure to measure linewidth of conducting layers. The
sheet resistance is again obtained from the Greek Cross. The arm
of the cross extending upward is tapped in two places
constituting a bridge resistor. The resistance of this bridge
may be determined by measuring the voltage between the taps when
a known DC current is forced through the bridge. Given the sheet
resistance of the bridge, the width of the bridge may be
calculated. Both horizontal and vertical bridge widths are found
using this structure.
The last structure which was designed is the Split Cross
Bridge, shown in Figure 6. This structure is used to measure
sheet resistance, linewidth, and linespace. The sheet resistance
is determined from voltage and current measurements obtained from
the Greek Cross built into the structure. Linewidth and
linespace are determined from current and voltage measurements on
the bridge structure.
Figure 5: Cross Bridge Sheet Resistor
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Figure d~t Split Cross Bridge
EXPERIMENT
After completing the needed research to determine the type
of structures needed on the testchip, a circuit layout was
designed using the Inte~rated Circuit Editor (ICE). ICE, an
in-house CAD tool, is a program on the RIT VAX. The ICE editor
was used to create a MAN files of the testchip. This MANN file
was then used by the MANN 3000 Pattern Generator to create
reticle of each layer of the testchip. The reticles were used by
the Photorepeater to create a mask set of the multilevel metal
testchip. Three layers are used in this testchip; they are metal
one, metal two, and contact cuts. The metal one mask may also be
used to pattern polysilicon.
Subsequent processing involved the use of ACCUGLASS 104, a
spin on glass, which had previously been characterized at RIT
[3]. The substrates used were three inch, (111), silicon wafers.
Several wafers had about 1800 angstroms of oxide grown on them
prior to aluminum deposition. Following a clean, aluminum was
deposited using the evaporator to give a layer of about 2600
angstroms. The first level metal was then patterned using the
created mask. The 606 was applied, cured, patterned using the
designed contact cut mask, and etched. The second level metal
was then deposited, patterned, and etched.
The critical steps of the above process are the 606
application, 606 cure, and SOS etching. Referring to past work
done with ACCUGLASS 104, a spin speed of 2000 RPM for 20 seconds
was used. This was done three times with a cure of ten minutes
at 600 degrees C after the first and second spins. A ctire of 60
minutes at 600 degrees C was done after the third and final spin.
The SOS etching was completed in a 10:1 HF dip [3].
The last step in this experiment would consist of testing
and making observations of the structures of the testchip by
following the instructions described in the introduction.
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RESULTS/DISCUSSION
The testchip layout can be found in the ~ppendix I and each
cell plot is in ~ppendix II. Each cell is identified by a row
and column number. The following list provides the location and
identification of each structure. Processing of the multilevel
metalization testchip stopped during the spin on of SOG. This
project precludes the testing of the testchip structures. The
testchip masks and testchip CIF file, can be located by
contacting Mike Jackson at RIT.
Cell Position
Structure Column
Contact Resistance Greek Cross 1 1
with a 4 by 4 micron via.
Contact Resistance Greek Cross 1 2
with a 2 by 2 micron via.
Contact Resistance Greek Cross 2 1
with a 10 by 10 micron via.
Contact Resistance Greek Cross 2 2
with a 6 by 6 micron via.
Greek Cross with 10 micron lines 3 1
(metal one).
Greek Cross with 10 micron lines 4 1
(metal one).
Greek Cross with 10 micron lines 3 2
(metal two).
Greek Cross with 10 micron lines 4 2
(metal two).
Cross Bridge with 10 micron lines 5 1, 2
(metal two).
Cross Bridge with 30 micron lines 1, 2
(metal two).
Cross Bridge with 10 micron lines 7 1, 2
and optical loading (metal two).
Cross Bridge with 30 micron lines B 1, 2
and optical loading (metal two).
Split Cross Bridge with a 6 by 1 3, 4
200 micron tap (metal two).
Split Cross Bridge with a 10 by 2 3, 4
200 micron tap (metal two).
Split Cross Bridge with a 4 by 3 3, 4
200 micron tap (metal two).
Split Cross Bridge with a 2 by 4 3, 4
200 micron tap (metal two).
Split Cross Bridge with a 6 by 5 3, 4
200 micron tap (metal one).
Split Cross Bridge with a 10 by 6 3, 4
200 micron tap (metal one).
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Cross Bridge with 10 micron lines 7 3, 4
(metal one).
Cross Bridge with 30 micron lines 8 3, 4
(metal one).
Via Chain with 4 by 4 micron vias. 1, 2, 3, 4 5
Via Chain with 2 by 2 micron vias. 1, 2, 3, 4 6
Via Chain with 10 by 10 micron vias. 5, 6, 7, 8 5
Via Chain with 6 by 6 micron vias. 5, 6, 7, 8 6
Interdigitated Meander with 10 All 7
micron lines and 10 micron
spaces (metal two).
Interdigitated Meander with 10 All 8
micron lines and 5 micron
spaces (metal two).
Interdigitated Meander with 10 All 9
micron lines and 10 micron
spaces (metal two) on top
of a 10 micron line and 10
micron space meander (metal one).
Interdigitated Meander with 10 All 10
micron lines and 5 micron
spaces (metal two) on top
of a 10 micron line and 10
micron space meander (metal one).
CONCLUSIONS
The testchip which was created will be of further use in the
development of successful multilevel metalization at RIT.
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